Code: 17ES235 4 0 3

# SYSTEM ON CHIP DESIGN (ELECTIVE-IV)

## **UNIT-I: Introduction to the System Approach:**

System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

#### **UNIT-II: Processors:**

Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

## **UNIT-III: Memory Design for SOC:**

Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split - I, and D- Caches, Multilevel Caches, Virtual to real translation, SOC Memory System, Models of Simple Processor - memory interaction.

### **UNIT-IV: Interconnect Customization and Configuration:**

Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses , Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

#### **UNIT-V: Application Studies / Case Studies:**

SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

#### **TEXT BOOKS:**

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely India Pvt.Ltd.
- 2. ARM System on Chip Architecture Steve Furber –2<sup>nd</sup> Ed., 2000, Addison Wesley Professional.

## **REFERENCE BOOKS:**

- 1. Design of System on a Chip: Devices and Components Ricardo Reis, 1<sup>st</sup> Ed., 2004, Springer
- 2. Co-Verification of Hardware and Software for ARM System on Chip Design(Embedded Technology) Jason Andrews Newnes, BK andCDROM.
- 3. System on Chip Verification Methodologies and Techniques –PrakashRashinkar,Peter Paterson and Leena Singh L, 2001, Kluwer AcademicPublishers.